#### www.bsc.es



Barcelona Supercomputing Center Centro Nacional de Supercomputación

## MC2: <u>Multicore and Cache Analysis via</u> Deterministic and Probabilistic Jitter Bounding

Enrique Díaz<sup>1,2</sup>, Mikel Fernández<sup>1</sup>, Leonidas Kosmidis<sup>1</sup>, Enrico Mezzetti<sup>1</sup>, Carles Hernandez<sup>1</sup>, Jaume Abella<sup>1</sup>, and Francisco J. Cazorla<sup>1,3</sup>

<sup>1</sup>Barcelona Supercomputing Center (BSC), Spain <sup>2</sup>Universitat Politècnica de Catalunya, Spain <sup>3</sup>IIIA-CSIC, Spain



22nd International Conference on Reliable Software Technologies Ada-Europe 2017 Vienna, 15 June 2017

## Critical Real-Time Embedded Systems (CRTES)

#### **(CRTES** steadily requiring increasing levels of computing power



Control Con

- Caches
- Multicores

#### **(** However, those features challenge timing analysis



[1] Siewiorek, D., & Narasimhan, P. (2006). Fault tolerant architectures for space and avionics. In Workshop on Dependability in Robotics and Autonomous Systems.

## Critical Real-Time Embedded Systems (CRTES)

CRTES require providing evidence about timing correctness of the system against safety standards

- Time budget must be preserved
- Need to bound the WCET



Execution time

(Collabele and tight WCET estimate is complex)

- Several methods
- Rely on assumptions/inputs of the HW/SW

(Measurement Based Timing Analysis (MBTA)

• Dominant (i.e. most used) technique in most real-time domains



#### Measurement Based Timing Analysis (MBTA)

#### **(** Analysis Time - Operation Time





## Measurement Based Timing Analysis (MBTA)

#### **(** Analysis Time - Operation Time



( Quality of WCET estimates builds on <u>representativeness</u>

- User's ability to relate analysis time and operation time
- The end user has to:
  - Capture worst conditions that can arise at operation
  - That is, capture worst-case behaviors of each jittery resource
    - Cache

Barcelona Supercomputing

ntro Nacional de Supercomputación

- Shared resources
- → worst cache layout
- $\rightarrow$  worst contention



## Agenda

### ( Measurement Based Probabilistic Timing Analysis (MBPTA)

- Statistical Analysis
- Jtitter control: Deterministic Probabilistic upperbounding
- ( Dealing with Cache Jitter
- ( Dealing with Contention Jitter
  - Fully time composable (fTC)
  - Partially time composable (pTC)
- ( Evaluation
- (Conclusions



## Measurement-Based **Probabilistic** Timing Analysis (MBPTA)

- MBPTA applies Extreme Value Theory (EVT) on execution time observations to derive probabilistic WCET (pWCET)
  - Analyses the tail of the distribution
  - Predicts the probability of observed events to appear simultaneously (does not capture unobserved events)
    - Assurance of all relevant events observed → representativeness is assumed to come from hardware



## Measurement-Based **Probabilistic** Timing Analysis (MBPTA)

- (MBPTA applies Extreme Value Theory (EVT) on execution time observations to derive probabilistic WCET (pWCET)
  - Analyses the tail of the distribution
  - Predicts the probability of observed events to appear simultaneously (does not capture unobserved events)
    - Assurance of all relevant events observed → representativeness is assumed to come from hardware
- ( Hardware ensures that variability that can arise at operation emerges naturally from observations taken at analysis
  - Relieves the user from controlling hardware sources of jitter
  - Increase confidence on WCET estimates



## Measurement-Based **Probabilistic** Timing Analysis (MBPTA)

## **(**Summary of MBPTA





#### **Reference** platform

#### ( 4 LEON3 cores

- 1 executing a time-critical task (Task Under Analysis, TUA)
- 3 executing non-critical tasks

( AMBA AHB without split requests

(Set of performance monitoring counters (PMCs)





#### **Reference** platform

## ( 4 LEON3 cores

- 1 executing a time-critical task (Task Under Analysis, TUA)
- 3 executing non-critical tasks
- ( AMBA AHB without split requests
- ( Set of performance monitoring counters (PMCs)



Barcelona Supercomputing Center Centro Nacional de Supercomputación

- Hardware ensures that variability that can arise at operation emerges naturally from observations taken at analysis
- In our platform:
  - Cache
  - Bus

## Agenda

- ( Measurement Based Probabilistic Timing Analysis
  - Statistical Analysis
  - Deterministic and probabilistic upperbounding
- ( Dealing with Cache Jitter
- ( Dealing with Contention Jitter
  - Fully time composable (fTC)
  - Partially time composable (pTC)
- ( Evaluation
- (Conclusions



## ( Problem







# WCET estimates not valid at operation



( Problem



( Randomization is used to provide MBPTA probabilistic behavior

- Random address to set mapping (random cache layout)
  - The more the runs made, the higher the number of cache layouts explored
- This allows cache jitter to be properly modeled by MBPTA



(TASA (Toolchain Agnostic Software rAndomization) + COTS

- Static variant of software randomization at source-code level
- Randomizes position in memory of functions, stack frames and global data
- When loaded into memory the random binary will translate in a random memory mapping, hence, random cache layout





( Summary

• Cache jitter is captured with observations





## Agenda

- ( Measurement Based Probabilistic Timing Analysis
  - Statistical Analysis
  - Deterministic and probabilistic upperbounding
- ( Dealing with Cache Jitter
- ( Dealing with Contention Jitter
  - Fully time composable (fTC)
  - Partially time composable (pTC)
- ( Evaluation
- (Conclusions



## Dealing with contention jitter

( Approach:

• Enlarge observed execution times with a bound of the maximum contention the task can suffer





## Dealing with contention jitter

## ( Approach:

 Enlarge observed execution times with a bound of the maximum contention the task can suffer



#### (( How?

- From PMCs collect bus/cache access information of each task when run <u>in isolation</u>
- Combines the PMC information and access latencies to derive the bound
  - No need to run with contender tasks to derive  $\Delta_{cont}$



- Content of the load of of t
- **(** Assumes worst alignment and type of access



Scenario 1



- Image: Content of the load of the load of content of the load of the lo
- **(** Assumes worst alignment and type of access





- Content of the load of of t
- **(** Assumes worst alignment and type of access





Content of the load of of t

**(** Assumes worst alignment and type of access



Nc = Number of cores (4)

$$eet_a^i = oet_a^i + \Delta_{cont}^{i, fTC} = oet_a^i + \left[ n_a^i \times (Nc - 1) \times l^{xmd} \right]$$



- ( Trade time-composability to tighten WCET estimates
  - Incremental integration with small efforts
- ( pTC tracks contender's information
  - Number of contenders
  - Number of requests of each type

L2 cache	hits (n <sup>h</sup> )	misses ( $n^m$ )	
		dirty (n <sup>md</sup> )	clean (n <sup>mc</sup> )
loads(n <sup>l</sup> )	n <sup>lh</sup>	n <sup>lmd</sup>	n <sup>lmc</sup>
stores $(n^{st})$	n <sup>sh</sup>	n <sup>smd</sup>	n <sup>smc</sup>



Type mcd		Description	
sh	$l^{sh} = 1$	L2 st hit	
lh	$l^{lh} = 8$	L2 ld hit in L2	
lmc	$l^{lmc} = 28$	L2 ld clean miss	
smc	$l^{smc} = 28$	L2 st clean miss	
lmd	$l^{lmd} = 31$	L2 ld dirty miss	
smd	$l^{smd} = 31$	L2 st dirty miss	



([Ideal PMC support scenario (contention impact of  $\tau_{h}$  on  $\tau_{a}$ )

 $\underbrace{n^{lh} \times l^{lh} + n^{sh} \times l^{sh} + n^{lmc} \times l^{lmc} + n^{lmd} \times l^{lmd} + n^{smc} \times l^{smc} + n^{smd} \times l^{smd}}_{\bullet \bullet \bullet}$ 



([Ideal PMC support scenario (contention impact of  $\tau_{h}$  on  $\tau_{a}$ )

 $\underbrace{n^{lh} \times l^{lh} + n^{sh} \times l^{sh} + n^{lmc} \times l^{lmc} + n^{lmd} \times l^{lmd} + n^{smc} \times l^{smc} + n^{smd} \times l^{smd}}_{\bullet \bullet \bullet \bullet}$ 

( Reality:



Name	Description
$pmc^{icm}$	Bus reads caused by $ic$ misses
$pmc^{dcm}$	Bus reads caused by $dc$ misses
$pmc^{st}$	Writes to L2
$pmc^m$	Misses in the L2







( We have

- Contenders' accesses classified by type
- TUA accesses
- **(** Pairing with TUA accesses
  - From longest latency, to shortest -

$$\begin{aligned} \hat{c}^{md} &= \min(n_a^i, \hat{n}_b^{md}) \\ n_a'^i &= \max(0, n_a^i - \hat{c}_b^{md}) \\ \tilde{c}^{mc} &= \min(n_a'^i, \check{n}_b^{mc}) \\ n_a'' &= \max(0, n_a'^i - \check{c}^{mc}) \\ \hat{c}^{lh} &= \min(n_a''^i, \hat{n}_b^{lh}) \\ n_a''' &= \max(0, n_a''^i - \hat{c}^{lh}) \\ \tilde{c}^{sh} &= \min(n_a'''^i, \check{n}_b^{sh}) \\ n_a'''''^i &= \max(0, n_a'''^i - \check{c}^{sh}) \end{aligned}$$

( Slowdown task  $\tau_{h}$  causes on  $\tau_{a}$  due to contention

$$\Delta_{\tau_b \to \tau_a}^{i, pTC} = (\hat{c}^{md} \times l^{md}) + (\check{c}^{mc} \times l^{mc}) + (\hat{c}^{lh} \times l^{lh}) + (\check{c}^{sh} \times l^{sh})$$



(( Overall contention  $\tau_{_a}$  suffers from its three contenders  $\tau_{_b},\,\tau_{_c},\,\tau_{_d}$ 

$$\Delta_{cont}^{i,pTC} = \Delta_{\tau_b \to \tau_a}^{i,pTC} + \Delta_{\tau_c \to \tau_a}^{i,pTC} + \Delta_{\tau_d \to \tau_a}^{i,pTC}$$



(( Overall contention  $\tau_{_a}$  suffers from its three contenders  $\tau_{_b},\,\tau_{_c},\,\tau_{_d}$ 





## Agenda

- ( Measurement Based Probabilistic Timing Analysis
  - Statistical Analysis
  - Deterministic and probabilistic upperbounding
- ( Dealing with Cache Jitter
- ( Dealing with Contention Jitter
  - Fully time composable (fTC)
  - Partially time composable (pTC)
- ( Evaluation
- (Conclusions



#### **(FPGA** implementation

- 4 LEON3 cores
  - 16KB 4-way L1 (I&D) WT, no WA
  - 128KB 4-way L2 (32KB partitioned) WB

## ( MBPTA setup

- 10<sup>-12</sup> probability threshold
- 3000 runs
- Statistical tests, IID





# ( Assessing fTC accuracy

( TUA:

• Synthetic application performing uniform accesses to the shared bus (30% of its ET)

(Contender tasks:

• 3 contenders performing dirty/clean misses





## ( Assessing pTC accuracy

( TUA:

• Synthetic application performing uniform accesses to the shared bus (30% of its ET) as TUA

#### (Contender tasks:

• 3 contenders performing a percentage of clean misses (w.r.t. TUA's accesses)





## ( Assessing pTC accuracy

( TUA:

• Synthetic application performing uniform accesses to the shared bus (30% of its ET) as TUA

### (Contender tasks:

• 3 contenders performing a percentage of clean misses (w.r.t. TUA's accesses)





## **(EEMBC** as TUA

Against 3 copies of themselves



## Agenda

- ( Measurement Based Probabilistic Timing Analysis
  - Statistical Analysis
  - Deterministic and probabilistic upperbounding
- ( Dealing with Cache Jitter
- ( Dealing with Contention Jitter
  - Fully time composable (fTC)
  - Partially time composable (pTC)
- ( Evaluation
- (Conclusions



## Conclusions

- We have proposed a technique for COTS multilevel-cache multicores
  - It relies on MBPTA to derive pWCET estimates
- (COULT OUT RESULTS Show how MC2 effectively captures contention and safely upperbounds observed values
- **(** Future work
  - Extend the technique to other platforms
  - Promote specific PMCs to reduce overhead



#### www.bsc.es



Barcelona Supercomputing Center Centro Nacional de Supercomputación

## MC2: <u>Multicore and Cache Analysis via</u> Deterministic and Probabilistic Jitter Bounding

Enrique Díaz<sup>1,2</sup>, Mikel Fernández<sup>1</sup>, Leonidas Kosmidis<sup>1</sup>, Enrico Mezzetti<sup>1</sup>, Carles Hernandez<sup>1</sup>, Jaume Abella<sup>1</sup>, and Francisco J. Cazorla<sup>1,3</sup>

<sup>1</sup>Barcelona Supercomputing Center (BSC), Spain <sup>2</sup>Universitat Politècnica de Catalunya, Spain <sup>3</sup>IIIA-CSIC, Spain



22nd International Conference on Reliable Software Technologies Ada-Europe 2017 Vienna, 15 June 2017